[SV LRM-2017] Casting of structure to packed array example

SystemVerilog
,
4

In reply to juhi_p:

This example is a mistake in the LRM. It’s been reported in two places

https://accellera.mantishub.io/view.php?id=1445
https://accellera.mantishub.io/view.php?id=2312