In reply to ben@SystemVerilog.us:
Though formal tools may support tasks in RTL designs, they typically are not used by customers; got that info from an expert in the field of FV. Thus, as a practical recommendation, it would be best to avoid tasks in RTL and instead use state machines.
Ben