In reply to verif_learner:
The difference is whether you want the interface to have an independent clock, or share the signal from some other source that you connect to the interface port. BTW, the proper terminology is port — a parameter means something else in SystemVerilog.