In reply to Tudor Timi:
A simple cast takes care of that.
Also, you may wan to check out the second best paper of DVCon 2016 5.1 SystemVerilog Interface Classes - More Useful Than You Thought
DVCon has several other interface class papers using the UVM.