SV assertion

[user49]

In reply to Junior:

property p_s1s2x(s1, s2, idx);
 @(posedge clk) evt) |=> s1[idx] && s2[idx] === b
endproperty 
ap_s1s2x: assert property(p(signal_a, signal_b, idx));