In reply to ben@SystemVerilog.us:
what I wanted to do it that this logic will stay:
(evt) |=> signal[idx] === b
and when I send the signal to the property,
I want to send signal_a & signal_b
what I finally did, it like you said,
(with the wire)
but I thought that there is easier way…
Thank you for your help!