SV assertion

[user49]

In reply to ben@SystemVerilog.us:

//Instead of 
(signal_1 & signal_2)[idx]==b;
// do 
(signal_1[idx] && signal_2[idx])=b;