SV assertion

In reply to ben@SystemVerilog.us:

A reply from a colleague:
No the result is an expression, it is not evaluated when substituting for formal, hence the result is index on an expression - not legal.