SV assertion query

In reply to ben@SystemVerilog.us:

Hi Ben,

Will the above solutions work if requests come in back to back. In the case of back to back requests, the $rose will not fire for the 2nd request, correct ?