SV assertion query

In reply to ben@SystemVerilog.us:

Thanks Ben for your kind reply.