SV assertion for clock gating & Reset check

In reply to Reuben:

Good point. You could use a clock twice the reference clock, if available. Another option to consider (and try) is to use the neg edge of ref clock in the consequent.
Ben Ben@systemverilog.us