SV assertion for clock gating & Reset check

SystemVerilog
16

In reply to ben@SystemVerilog.us:

Hi Ben,

This assertion will fail for the following scenario, where clocks start toggling ‘n’ cycles before clk_en goes high. How would we add tolerance to this scenario?