SV assertion for clock gating & Reset check

In reply to Reuben:

Hi Reuben,

Nice catch. Although my initial post may make an impression that g_clk is derived out of ref_clk, it is not. Both clocks (ref_clk and g_clk) are unrelated, so assertion works fine in this scenario.

If they are in phase, yes it won’t work.

Thanks,