Verification Academy
Strange behaviour when variable is re-declared in the extended class
SystemVerilog
SystemVerilog
dave_59
January 16, 2018, 2:31am
5
In reply to
S.P.Rajkumar.V
:
I was adding to your reply.
show post in topic