Strange behaviour when variable is re-declared in the extended class

SystemVerilog
4

In reply to dave_59:

I was just referring to the example (parent, child) from the first post and hence this mix-up of terminology. Hope I didn’t create confusion.