You will have understand how Verilog signed arithmetic works and most likely need to cast values to signed expressions. The default is usually to treat all bit vectors as unsigned. Maybe show some code and we can suggest how to modify it.
You will have understand how Verilog signed arithmetic works and most likely need to cast values to signed expressions. The default is usually to treat all bit vectors as unsigned. Maybe show some code and we can suggest how to modify it.