Verification Academy
Signal name in Macro
SystemVerilog
SystemVerilog
,
compilation-macro
rag123
December 2, 2020, 3:20am
3
Hi Dave,
Can you show me an example of how to use it?
show post in topic