Verification Academy
Setting array of interface to config_db inside a class
UVM
array-interface-in-uvm_config_db
,
array-of-interfaces
,
SystemVerilog
,
UVM
rishikpillai90
April 18, 2018, 6:08pm
5
Is generate possible inside a class? I couldn’t see any reference to such usage in LRM.
show post in topic