In reply to ben@SystemVerilog.us:
the signal is steady just at the edge of clock not before that since this is RTL there is no delay here. issue is i am not able to sample it just at the edge its taking a value delta before edge i want value delta after edge or just at the edge.