In reply to prashanthiyer90:
In reply to ben@SystemVerilog.us:
You can use clocking blocks on the interface and give delay offset on those signals.
how still it samples in prepone region. basically for my design bus value is x and it changes on the posedge i want my testbench to get same value.