In reply to ben@SystemVerilog.us:
You can use clocking blocks on the interface and give delay offset on those signals.