Verification Academy
Sampling inout ports from interface
SystemVerilog
SystemVerilog
dave_59
October 4, 2018, 2:50pm
2
In reply to
sameer.msa
:
Show us the
actual code
declaring and referencing all names mentioned.
show post in topic