Same define use for multiple

SystemVerilog
,
2

In reply to muku_383:

`define text macros get expanded before any SystemVerilog code gets parsed. Can you use your property directly with arguments?