Runtime change in configuration class

SystemVerilog
, ,
8

In reply to K_123:

What do you mean to say you’re not using UVM? If that’s so then we’re not sure what you mean by configuration class. Can you show us an example?