In reply to chr_sue:
and we need to declear rd_value in sequence class in following manner .
class sequence extends uvm_reg_sequence ;
bit rd_value=1; // rd_value with 1 value
task body();
regmodel.DCR0_LOCK.read(.status(status) , .value(rd_value) );
endtask
endclass
is it correct