In reply to Shipra_s:
See What's the deal with those wire’s and reg’s in Verilog - Verification Horizons