Realtime rounding in assertion

SystemVerilog
, ,
2

In reply to ce_2015:

Equality is difficult to achieve when using real numbers.

See Why 0.1 Does Not Exist In Floating-Point - Exploring Binary