Verification Academy
Randomization Failure
SystemVerilog
constraint-randomization
,
SystemVerilog
,
randomization
MageshV
September 1, 2023, 4:18am
3
class ones; rand logic [7:0] a; constraint a_count4{ $countones(a) == 4; } endclass
show post in topic