Verification Academy
Random constraint on "rand bit [255:0] foo"
SystemVerilog
SystemVerilog
,
Constraining-a-random-variable
dave_59
November 25, 2014, 3:03am
2
constraint fiefoo { $countones(foo) == fie;}
show post in topic