Question on Inheritance in SV

SystemVerilog
,
3

In reply to Lina.Lin:

Thanks for your reply. Cna you also help me understand the below point:

When I replace int d3=6; with static int d3 =6; then I am able to get value of a as 0 (in base class constructor function)