In reply to JackShan:
You are getting syntax errors that are not likely anything to do with the particular tool you are using. You need to show us line 2 of test.sv and the lines before it.
And you want to import the uvm_pkg, not `include it. You might want to read SystemVerilog Coding Guidelines: Package import versus `include - Verification Horizons