Verification Academy
Query on Timescale directive limitation
SystemVerilog
SystemVerilog
sush
January 7, 2015, 6:00am
5
In reply to
dave_59
:
Yes true. The error comes during Simulation run time .
show post in topic