Query on Timescale directive limitation

SystemVerilog
11

In reply to sush:

You did not show the way you compiled the modules, but I assume you were compiling them as SystemVerilog files. In which case, each file is treated as a separate compilation unit.