Property operator in sequence context #SVA

SystemVerilog
, ,
6

In reply to MICRO_91:

The intent is to check after 7 clk cycles.