Performance impact of @

SystemVerilog
,
2

In reply to megamind:
I don’t believe that there is a performance difference.
I prefer the simpler construct


always @(posedge clk)
if (enable) ...

Ben