Pattern

SystemVerilog
2

In reply to Vikas Misra:

rand bit [2:0] a[9];
constraint condition{foreach(a[i])
                       {if(i<=4)a[i]==(i+1);
                        else a[i] == (9-i);
                        }
                     }