Pass Sequence as Formal Argument to Checker

SystemVerilog
, ,
2

In reply to hcglu:

I am not sure how well supported are the $inferred_clock, $inferred_disable because they are used that often.
Check with your vendor.