Pass Sequence as Formal Argument to Checker

SystemVerilog
, ,
13

In reply to Rsignori92:

It is not old approach Rsignorio92, you can find it in IEEE Std 1800™-2017 which is IEEE SystemVerilog Standard, 2017.