Parity

SystemVerilog
,
2

This is one of the basic logical operators in Verilog; there is no need to create a function. I suggest you spend some time to study the SystemVerilog LRM more carefully.

Dave