Parameteri override not working when used as typedef in lower level modules

SystemVerilog
, ,
5

Hi Dave,
Thanks. I have the parameter set to 14 in the second level but at the top level it is set to 28 so it should override my setting in the second level instantiation but it doesnt for some reason.