Packed vs un-packed arrays

SystemVerilog
1

When to use packed arrays and when to use un-packed arrays? and would it be bad practice to just generalize use of packed arrays to all fixed-sized arrays?

2

In reply to tonyyalfred:

https://verificationacademy.com/forums/ovm/difference-between-packed-and-unpacked-arrays