Packed array to unpacked array and vice versa?

SystemVerilog
6

In reply to mseyunni:
It is explained in 11.4.14.1 Concatenation of stream_expressions.

In any case, I suggest you try some experiments on your own. Then if there’s a case whose results you cannot explain, post the example here.