Once a certain sequence occurs that another seq shouldn't occur till simulation ends

SystemVerilog
,
6

In reply to MICRO_91:

I think the clock should have been inferred in the sequence used in the triggered method. This is a tool specific issue.

The use of the triggered method was a workaround for a different tool specific issue.