In reply to pankajpattel:
- Control registers needed for bootup need a reset.
- Registers loaded by other inputs need not a reset.
- Asynchronous resets typically use latches, but the implementation is up to the vendors.
- Synchronous resets can force (mux) zeros as data.
- As the Why these do not create errors while running RTLs but only in GLS?,
that is not necessarily true. If you use type logic, the X’s will propagate through the design. If you use type bit, the registers are defaulted to zero at startup.
I lowered the price to the bare minimum for the book at Amazon Real Chip Design and Verification Using Verilog and VHDL($3) https://rb.gy/cwy7nb
I strongly recommend that you take a look at it, see the TOC at AMAZON.
Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
For training, consulting, services: contact http://cvcblr.com/home.html
** SVA Handbook 4th Edition, 2016 ISBN 978-1518681448
…
- SVA Package: Dynamic and range delays and repeats SVA: Package for dynamic and range delays and repeats | Verification Academy
- Free books: Component Design by Example FREE BOOK: Component Design by Example … A Step-by-Step Process Using VHDL with UART as Vehicle | Verification Academy
Real Chip Design and Verification Using Verilog and VHDL($3) https://rb.gy/cwy7nb - Papers:
- Understanding the SVA Engine,
Verification Horizons - July 2020 | Verification Academy - SVA Alternative for Complex Assertions
Verification Horizons - March 2018 Issue | Verification Academy - SVA in a UVM Class-based Environment
SVA in a UVM Class-based Environment | Verification Horizons | Verification Academy