In reply to ben@SystemVerilog.us:
Thanks for the response, Ben!
I understand the vacuousness in the 2nd assertion. But, unmatched antecedent won’t result in the “failure” of assertion.
Will the assertion in 1st case “fail” because property (consequent to first suffix implication) is failing?
Priyank