Negative number constraints SV

SystemVerilog
,
3

In reply to dave_59:

Can you please tell me what is wrong in here if i have to generate negative numbers with just one bit set