Need to Use Variable in Assertions ## Delay

In reply to ben@SystemVerilog.us:

Thank you, for your help.

I tried above thing but for me g_i is not fixed It will changes during run.
It depends on some other variable in the simulation and that variable changes based on setting.