Need help to create assertion for the below requirement

[user49]

In reply to ben@SystemVerilog.us:

You could also use
($rose(sig1), v=data_load) ##1 (data_load!=v[->1] within sig2[->1]) |->
##[1:5] sig3;