Verification Academy
Need clear understand of handle
SystemVerilog
SystemVerilog
Lucky
December 7, 2011, 10:55am
6
In reply to
dave_59
:
Hi Dave,
Thanks,Your explanation is pretty clear.
Regards
Bharath
show post in topic