Near ";": syntax error, unexpected ';', expecting STRING_LITERAL or a tick-double-quoted string literal

[cgales]

In reply to Imane EL:

As Dave stated, you can’t just include a VHDL file in a SystemVerilog package. Your VHDL file needs to be compiled as a separate step in your compilation flow.